ds1217m nonvolatile read/write cartridge www.maxim-ic.com general description the ds1217m is a nonvolatile ram designed for portable applications requiring a rugged and durable package. the nonvolatile cartridge has memory capacities from 64k x 8 to 512k x 8. the cartridge is accessed in continuous 32k byte banks. bank switching is accomplished under software control by pattern recognition from the address bus. a card edge connector is required for connection to a host system. a standard 30-pin connector can be used for direct mount to a printed circuit board. alternatively, remote mounting can be accomplished with a ribbon cable terminated with a 28-pin dip plug. the remote method can be used to retrofit existing systems that have jedec 28-pin bytewide memory sites. ordering information part temp range pin-package ds1217m 0c to +70c 30 cartridge 1 of 8 rev: 111803 note: some revisions of this device may incor porate deviations from published specifications known as erra ta. multiple revisions of any device may be simultaneously available through various sales channel s. for information about device errata, click here: www.maxim-ic.com/errata . pin configuration features ? user insertable ? data retention greater than 5 years ? capacity to 512k x 8 ? standard bytewide pinout facilitates connection to jedec 28-pin dip through ribbon cable ? software-controlled banks maintain 32 x 8 jedec 28-pin compatibility ? multiple cartridges can reside on a common bus ? automatic write protection circuitry safeguards against data loss ? manual switch unconditionally protects data ? compact size and shape ? rugged and durable ? operating temperature range: 0c to +70c package drawing appears at end of data sheet. top view
ds1217m nonvolatile read/write cartridge 2 of 8 absolute maximum ratings voltage range on connection relative to ground -0.3v to + 7.0v operating temperature range 0c to +70c storage temperature range -40c to +70c stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those i ndicated in the operational sections of t he specifications is not implied. exposure to the absolute maximum rating condi tions for extended periods may affect device reliability. recommended dc op erating conditions (t a = 0c to +70c) parameter symbol conditions min typ max units power supply voltage v cc 4.5 5.0 5.5 v input high voltage v ih 2.2 v cc v input low voltage v il 0 +0.8 v dc electrical characteristics (v cc = 5v 10%, t a = 0c to +70c.) parameter symbol conditions min typ max units input leakage current i il -60 +60 ? a i/o leakage current c e ? v ih ? v cc i io -10 +10 ? a output current at 2.4v i oh -1.0 -2.0 ma output current at 0.4v i ol +2.0 +3.0 ma standby current ce = 2.2v i ccs1 15 25 ma operating current i cco1 50 100 ma capacitance (t a = +25c) parameter symbol conditions min typ max units input capacitance c in 100 pf input/output capacitance c out 100 pf
ds1217m nonvolatile read/write cartridge 3 of 8 ac electrical characteristics (v cc = 5v 10%, t a = 0c to +70c.) parameter symbol conditions min typ max units read cycle time t rc 250 ns access time t acc 250 ns oe to output valid t oe 125 ns ce to output valid t co 210 ns oe or ce to output active t coe (note 1) 5 ns output high-z from deselection t od (note 1) 125 ns output hold from address change t oh 5 ns read recovery time t rr 40 ns write cycle time t wc 250 ns write pulse width t wp (note 2) 170 ns address setup time t aw 0 ns write recovery time t wr 20 ns output high-z from we t odw (note 1) 100 ns output active from we t oew (note 1) 5 ns data setup time t ds (note 3) 100 ns data hold time from we t dh (note 3) 20 ns note 1: these parameters are sampled with a 5pf load and are not 100% tested. note 2: t wp is specified as the logical and of ce and we t wp is measured from the latter of ce or we going low to the earlier of ce or we going high. note 3: t dh , t ds are measured form the earlier of ce or we going high.
ds1217m nonvolatile read/write cartridge 4 of 8
ds1217m nonvolatile read/write cartridge 5 of 8 power-down/power-up condition power-down/power-up timing (t a = 0c to +70c) parameter symbol conditions min typ max units ce at v ih before power-down t pd (note 9) 0 ? s v cc slew from 4.5v to 0 ( ce at v ih ) t f 100 ? s v cc slew from 0 to 4.5v ( ce at v ih ) t r 0 ? s ce at v ih after power-up t rec (note 9) 2 125 ms (t a = +25c) parameter symbol conditions min typ max units expected data retention time t dr (note 10) 5 years warning: under no circumstances are negative undershoots of any amplitude allowed when the device is in battery-backup mode. note 4: we is high for a read cycle. note 5: oe = v ih or v il . if oe = v ih during a write cycle, the output buffers remain in a high-impedance state. note 6: if the ce low transition occurs simultaneously with or later than the we high transition in write cycle 1, that output buffers remain in a high-impedance state in this period. note 7: if the ce high transition occurs prior to or simultaneously with the we high transition in write cycle 1, the output buffers remain in a high-impedance state in this period. note 8: if we is low or the we low transition occurs prior to or simultaneously with th e ce low transition, the output buffers remain in a high- impedance state in this period. note 9: removing and installing the cartridge with power applied may disturb data. note 10: each ds1217m i smarked with a 4-digit code aabb. aa designates the year of manufacture. bb designates the week of manufacture. the expected t dr is defined as starting at the date of manufacture. th is parameter is assured by component selection, process control, and design. it is not meas ured directly during production testing.
ds1217m nonvolatile read/write cartridge 6 of 8 dc test conditions ac test conditions outputs open output load: 100pf + 1ttl gate t cycle = 250ns input pulse l evels: 0 to 3.0v all voltages a re referenced to ground. timing mea surement reference levels input: 1.5v output: 1.5v input pulse rise and fall times: 5ns detailed description read mode the ds1217m executes a read cycle whenever we (write enable) is inactive (high) and ce (cartridge enable) is active (low). the unique address specified by the address inputs (a0?a14) defines which byte of data is to be accessed. valid data will be available to the eight data i/o pins within t acc (access time) after the last address input signal is stable, provided that ce (cartridge enable) and oe (output enable) access times are also satisfied. if oe and ce times are not satisfied, then data access must be measured from the late occurring signal ( ce or oe ) and the limiting parameter is either t co for ce or t oe for oe rather than address access. read cycles can only occur when v cc is greater than 4.5v. when v cc is less than 4.5v, the memory is inhibited and all accesses are ignored. write mode the ds1217m is in the write mode whenever both the we and ce signals are in the active (low) state after address inputs are stable. the last occurring falling edge of either ce or we will determine the start of the write cycle. the write cycle is terminated by t he first rising edge of either ce or we . all address inputs must be kept valid throughout the write cycle. we must return to the high state for a minimum recovery time (t wr ) before another cycle can be initiated. the oe control signal should be kept inactive (high) during write cycles to avoid bus contention. however, if the output bus has been enabled ( ce and oe active), then we will disable the outputs in t odw from its falling edge. write cycles can only occur when v cc is greater than 4.5 v. when v cc is less than 4.5vs, the memory is write-protected. data retention mode the nonvolatile cartridge provides full functional capability for v cc greater than 4.5v and guarantees write protection for v cc less than 4.5v. data is maintained in the absence of v cc without any additional support circuitry. the ds1217m constantly monitors v cc . should the supply voltage decay, the ram is automatically write-protected below 4.5v. as v cc falls below approximately 3.0v, the power switching circuit connects a lithium energy source to ram to retain data. during power-up, when v cc rises above approximately 3.0v , the power switching circuit connects the external v cc to the ram and disconnects the lithium energy source. normal ram operation can resume after v cc exceeds 4.5v. the ds1217m checks battery status to warn of potential data loss. each time that v cc power is restored to the cartridge, the battery voltage is checked with a precis ion comparator. if the battery supply is less than 2.0v, the second memory cycle is inhibited. ba ttery status can, theref ore, be determined by performing a read cycle after power-up to any location in memory, recording that memory location content. a subsequent write cycle can then be executed to the same memory location, altering data. if the next read cycle fails to verify the written data, the contents of the memory are questionable. in many applications, data integrity is paramount. the cartridge thus has redundant batteries and an internal isolation switch that provides for the connection of two batteries. during battery backup time, the battery with the highest voltage is selected for use. if one battery fails, t he other will automatically take over. the switch between batteries is transparent to the user. a battery status warning will occur only if both batteries are less than 2.0v. bank switching bank switching is accomplished via address lines a8, a9, a10, and a11. initially, on power-up all banks are deselected so that multiple cartridges can reside on a common bus. bank switching requires that a predefined pattern of 64 bits is matched by sequencing 4 address inputs (a8 through a11) 16 times while ignoring all other address inputs. prior to entering the 64-bit pattern, which will set the band switch, a read cycle of 1111 (address
ds1217m nonvolatile read/write cartridge 7 of 8 inputs a8 through a11) must be executed to guarantee that pa ttern entry starts with the first set of 3 bits. each set of address inputs is entered into the ds1217m by executing read cycles. the first 11 cycles must match the exact bit pattern as shown in table 2. the last five cycles must match the exact bit pattern for addresses a9, a10, and a11. however, address line 8 defines which of the 16 banks is to be enabled, or all banks are deselected, as per table 3. switching from one bank to another occurs as the last of the 16 read cycles is completed. a single bank is selected at any one time. a selected bank will remain active until a new bank is selected, all banks are deselected, or until power is lost. (see the ds1222 bankswitch chip data sheet for more detail.) remote connec tion through a ribbon cable existing systems that contain 28-pin bytewide sockets c an be retrofitted using a 28-pin dip plug. the dip plug, amp part number 746616-2, can be inserted into the 28-pin site after the memory is removed. connection to the cartridge is accomplished via a 28-pin cable connected to a 30-contact card edge connector, amp part number 499188-4. the 28-pin ribbon cable must be right justified, such that positions a1 and b1 are left disconnected. for applications where the cartridge is installed or removed with power applied, both ground contacts (a1 and b1) on the card edge connector should be grounded to further enhan ce data integrity. access time push-out may occur as the distance between the cartridge and t he driving circuitry is increased. table 1. cartridge numbering part density no. of banks ds1217m 1/2-25 64kb x 8 2 ds1217m 1-25 128kb x 8 4 ds1217m 2-25 256kb x 8 8 ds1217m 3-25 384kb x 8 12 ds1217m 4-25 512kb x 8 16 table 2. address input pattern bit sequence address inputs 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 a8 1 0 1 0 0 0 1 1 0 1 0 x x x x x a9 0 1 0 1 1 1 0 0 1 0 1 0 0 0 1 1 a10 1 0 1 0 0 0 1 1 0 1 0 1 1 1 0 0 a11 0 1 0 1 1 1 0 0 1 0 1 0 0 0 1 1 x = see table 3 table 3. bank select table bank a8 bit sequence selected 11 12 13 14 15 banks off 0 x x x x bank 0 x 0 0 0 0 bank 1 1 0 0 0 1 bank 2 1 0 0 1 0 bank 3 1 0 0 1 1 bank 4 1 0 1 0 0 bank 5 1 0 1 0 1 bank 6 1 0 1 1 0 bank a8 bit sequence bank 7 1 0 1 1 1 bank 8 1 1 0 0 0 bank 9 1 1 0 0 1 bank 10 1 1 0 1 0 bank 11 1 1 0 1 1 bank 12 1 1 1 0 0 bank 13 1 1 1 0 1 bank 14 1 1 1 1 0 bank 15 1 1 1 1 1
ds1217m nonvolatile read/write cartridge maxim/dallas semiconductor cannot assume resp onsibility for use of any circuitry other t han circuitry entirely embodied in a ma xim/dallas semiconductor product. no circuit patent licenses are implied. maxim/dallas semiconduct or reserves the right to change the circuitry and specification s without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2003 maxim integrated products 8 of 8 package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages .
|
